For high-volume production of 3D-stacked chips with through-silicon-via (TSVs), wafer-scale bonding offers lower production cost compared with bump bond technology [1] [2] [3] and is promising for interconnect pitch <= 5µ range using available tooling. Prior work [3] has presented wafer-scale integration with tungsten TSV for low-power applications.
Introduction
For high-volume production of 3D-stacked chips with through-silicon-via (TSVs), wafer-scale bonding offers lower production cost compared with bump bond technology [1] [2] [3] and is promising for interconnect pitch <= 5µ range using available tooling. Prior work [3] has presented wafer-scale integration with tungsten TSV for low-power applications.
This paper reports the first use of low-temperature oxide bonding and copper TSV to stack high performance cache cores manufactured in 45nm SOI-CMOS embedded DRAM (EDRAM) having 12 to 13 copper wiring levels per strata. A key feature of this process is its compatibility with the existing high performance POWER7 TM EDRAM core [4] requiring neither re-design nor modification of the existing CMOS fabrication process.
Hardware measurements show no significant impact on device drive and off-current. Functional test at wafer level confirms 1.48GHz 3D stacked EDRAM operation. Keywords: EDRAM, 3D, SOI, TSV, wafer stacking.
Wafer Level 3D Integration Process
High-speed Power7 TM L3 processor cache prototype [5] , TSV chains, and FET structures originally designed for 3D die stacking were modified for wafer scale bonding. Backside wiring in the die stacking process was mapped to the front side top most level of the thick wafer (Stratum-2) ( Fig.1 (a) , (b)) to provide a landing pad for the 5μm copper TSVs. The comparison of die stacking and wafer 3D stacking technologies is shown in Fig. 1(c) .
300mm silicon wafers with fully processed 45nm CMOS devices and 13 wiring levels were stacked similar to Obha et. al [6] with three differences. First, the wafers were joined using a low temperature (<400 o C) oxide bonding process instead of polymer adhesive. Second, the thick glass handle wafer used to support the device wafer during thinning was replaced by a thick blank silicon handle wafer. Third, the silicon handle wafer was attached using an oxide bonding step instead of temporary adhesive [7] . After thinning the device wafer (Stratum-1) to 10-12 µm, the handle wafer was removed from the stack using a combination of mechanical grinding, reactive ion etch (RIE), and wet chemical thinning. These steps employ conventional silicon fabrication equipment and processes.
After stacking and removal of the handler, 5µm diameter copper TSV interconnects were formed by etching from the front side of stratum-1 (Figs. 2, 3 ) using a process designed to handle the complex interlayer dielectric stacks, bond interface, and thinned silicon. Three copper wiring levels were then fabricated on stratum-1. Low resistivity copper TSVs integrated with copper wiring is essential to limit IR voltage drop for high-performance and low-voltage applications [2] [8] . All processing and tools are compatible with advanced metal gate down to at least the 14nm technology node and the TSV diameter is scalable to 1m. The face-to-back process can be repeated to stack multiple wafers.
Hardware Results
The resistance of TSV chain structures, each link containing two TSVs in parallel, indicates 65 mΩ/link including TSV and local wire resistance (Fig.4) . This can support high performance applications requiring over 1 Amp/mm 2 current density while controlling TSV area penalty under 1%. The measured resistance (Fig. 4(b) ) has standard deviation of 10mΩ/link indicating a controlled TSV process. TSV capacitance is measured at ~40 fF (Fig. 5) which is < ¼ of the TSV capacitance in bump bond technology [2] . The TSV RC characteristic is similar to typical 100-200 µm length wiring load enabling 3D macro-to-macro signaling without additional buffering. Capacitance (Fig.5 ) and leakage to substrate of TSV arrays ( Fig. 6(a) ) modulates with the number of TSVs . The leakage is near the tester limit and extrapolates to 1.18pA/TSV at 2V. For a 400mm 2 chip having up to 50K TSVs, the total leakage due to TSVs is estimated to be 59nA (Fig. 6(b) ) which is negligible for most applications. FET Ion/Ioff shows no significant change post stacking and TSV processing (Fig.7) .
The high-performance stacked EDRAM cache prototype ( Fig.8 (a) ) was built using more than 11,000 TSVs. Strata-1 and 2 emulate stacked processor and cache respectively as described in [5] .
Memory functionality and strata-to-strata communication were tested using the built-in-self-test engine (BIST) on strata-2. The BIST accessed EDRAM on both strata-1 and 2. The shmoo plot of supply voltage and frequency ( Fig.8 (b) ) shows 16Mb EDRAM functionality (fixable) and strata-to-strata communication up to 1.48GHz at 1.3V. The maximum frequency at wafer test was limited by voltage drop inherent with cantilever probing compared to socket based module test. Retention signature of eDRAM indicates a retention time of over 200 µs. Conclusion 3D technology for wafer scale stacking using oxide bonding has been demonstrated in 45nm SOI-CMOS EDRAM technology and functionality of 3D stacked EDRAM cache cores has been confirmed up to 1.48GHz at 1.3V. 
